74VHC573 **Octal D-Type Latch with 3-STATE Outputs**

General Description

FAIRCHILD

SEMICONDUCTOF

The VHC573 is an advanced high speed CMOS octal latch with 3-STATE output fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. This 8-bit D-type latch is controlled by a latch enable input (LE) and an Output Enable input ($\overline{\text{OE}}$). When the $\overline{\text{OE}}$ input is HIGH, the eight outputs are in a high impedance state.

An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

Features


- High Speed: t_{PD} = 5.0 ns (typ) at V_{CC} = 5V
- High Noise Immunity: V_{NIH} = V_{NIL} = 28% V_{CC} (Min)
- Power Down Protection is provided on all inputs
- Low Noise: V_{OLP} = 0.6V (typ)
- Low Power Dissipation: I_{CC} = 4 µA (Max) @ T_A = 25°C
- Pin and function compatible with 74HC573

Ordering Code:

Order Number	Package Number	Package Description
74VHC573M	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74VHC573SJ	M20D	Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC573MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC573N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Pb-Free package per JEDEC J-STD-020B.

Logic Symbol



Connection Diagram

<u>0</u> E —	1	\bigcirc	20	– v _{cc}
D ₀ —	2		19	- °°
D ₁ —	3		18	- 0 ₁
D ₂ —	4		17	- 0 ₂
D3 —	5		16	— 0 ₃
D4 —	6		15	– °₄
D ₅ —	7		14	- 0 ₅
D ₆ —	8		13	- °6
D ₇ —	9		12	- 0 ₇
gnd 🗕	10		11	- LE

Pin Descriptions

Pin Names	Description
D ₀ -D ₇	Data Inputs
LE	Latch Enable Input
OE	3-STATE Output Enable Input
O ₀ –O ₇	3-STATE Outputs

Functional Description

The VHC573 contains eight D-type latches with 3-STATE output buffers. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs, a setup time preceding the HIGH-to-LOW transition of LE. The 3-STATE buffers are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the buffers are enabled. When \overline{OE} is HIGH the buffers are in the high impedance mode, but, this does not interfere with entering new data into the latches.


Truth Table

	Inputs	Outputs	
OE	LE	D	On
L	Н	н	н
L	н	L	L
L	L	х	O ₀
н	х	х	Z

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial Z = High Impedance



Absolute Maximum Ratings(Note 1)

Θ_{ij}	
Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Input Voltage (V _{IN})	-0.5V to +7.0V
DC Output Voltage (V _{OUT})	–0.5V to V _{CC} +0.5V
Input Diode Current (I _{IK})	–20 mA
Output Diode Current	±20 mA
DC Output Current (I _{OUT})	±25 mA
DC V _{CC} /GND Current (I _{CC})	±75 mA
Storage Temperature (T _{STG})	-65°C to +150°C
Lead Temperature (T _L)	
(Soldering, 10 seconds)	260°C

Recommended Operating

 $V_{CC}=3.3V\pm0.3V$

 $V_{CC}=5.0V\pm0.5V$

Conditions (Note 2) 2.0V to +5.5V Supply Voltage (V_{CC}) 0V to +5.5V Input Voltage (VIN) 0V to V_{CC} Output Voltage (V_{OUT}) -40°C to +85°C Operating Temperature (T_{OPR})

Input Rise and Fall Time (t_r, t_f) 0 ~ 100 ns/V 0 ~ 20 ns/V

Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading vari-ables. Fairchild does not recommend operation outside databook specifications.

Note 2: Unused inputs must be held HIGH or LOW They may not float.

DC Electrical Characteristics

Symbol	Parameter	Vcc		$T_A = 25^{\circ}C$		$T_A = -40^{\circ}$	C to +85°C	Units	Conditions	
Symbol	Farameter	(V)	Min	Тур	Max	Min	Max	Units	Conditions	
VIH	HIGH Level Input	2.0	1.50			1.50		V		
	Voltage	3.0 - 5.5	$0.7 V_{CC}$			0.7 V _{CC}				
V _{IL}	LOW Level Input	2.0			0.50		0.50	V		
	Voltage	3.0 - 5.5			0.3 V _{CC}		0.3 V _{CC}			
V _{OH}	HIGH Level Output	2.0	1.9	2.0		1.9		V	$V_{IN} = V_{IH}$	
	Voltage	3.0	2.9	3.0		2.9			or V _{IL} $I_{OH} = -50 \ \mu A$	
		4.5	4.4	4.5		4.4				
		3.0	2.58			2.48		V	I _{OH} = -4 mA	
		4.5	3.94			3.80			I _{OH} = -8 mA	
V _{OL}	LOW Level Output	2.0		0.0	0.1		0.1	V	$V_{IN} = V_{IH}$	
	Voltage	3.0		0.0	0.1		0.1		or V_{IL} I _{OL} = 50 μ A	
		4.5		0.0	0.1		0.1			
		3.0			0.36		0.44	V	I _{OL} = 4 mA	
		4.5			0.36		0.44		I _{OL} = 8 mA	
I _{OZ}	3-STATE Output	5.5			±0.25		±2.5	μA	V _{IN} = V _{IH} or V _{IL}	
	Off-State Current								$V_{OUT} = V_{CC} \text{ or } GND$	
I _{IN}	Input Leakage Current	0 - 5.5			±0.1		±1.0	μA	V _{IN} = 5.5V or GND	
I _{CC}	Quiescent Supply Current	5.5			4.0		40.0	μA	V _{IN} = V _{CC} or GND	

Noise Characteristics

Symbol	Parameter	V _{cc}	T _A = 25°C		Units	Conditions	
	i arameter	(V)	Тур	Limits	Onto	Conditions	
V _{OLP} (Note 3)	Quiet Output Maximum Dynamic V _{OL}	5.0	0.9	1.2	V	C _L = 50 pF	
V _{OLV} (Note 3)	Quiet Output Minimum Dynamic V _{OL}	5.0	-0.8	-1.0	V	C _L = 50 pF	
V _{IHD} (Note 3)	Minimum HIGH Level Dynamic Input Voltage	5.0		3.5	V	C _L = 50 pF	
V _{ILD} (Note 3)	Maximum LOW Level Dynamic Input Voltage	5.0		1.5	V	C _L = 50 pF	

Note 3: Parameter guaranteed by design.

AC Electrical Characteristics

Symbol	Parameter	V _{cc}	T _A = 25°C			$T_{A} = -40^{\circ}$	C to +85°C	Units	Conditions	
Symbol	Falameter	(V)	Min	Тур	Max	Min	Max	Units	Cond	nions
t _{PLH}	Propagation Delay	$\textbf{3.3}\pm\textbf{0.3}$		7.6	11.9	1.0	14.0			C _L = 15 p
t _{PHL}	Time (LE to O _n)			10.1	15.4	1.0	17.5	ns		C _L = 50 p
		5.0 ± 0.5		5.0	7.7	1.0	9.0	ns		C _L = 15 p
		J.0 ± 0.J		6.5	9.7	1.0	11.0	115		$C_{L} = 50 p$
t _{PLH}	Propagation Delay	3.3 ± 0.3		7.0	11.0	1.0	13.0			C _L = 15 p
t _{PHL}	Time (D–O _n)	3.3 ± 0.3		9.5	14.5	1.0	16.5	ns		$C_{L} = 50 p$
		5.0 ± 0.5		4.5	6.8	1.0	8.0	115		C _L = 15 p
		J.0 ± 0.J		6.0	8.8	1.0	10.0			$C_L = 50 p$
t _{PZL}	3-STATE Output	3.3 ± 0.3		7.3	11.5	1.0	13.5	ns	$R_L = 1 k\Omega$	C _L = 15 p
t _{PZH}	Enable Time	5.5 ± 0.5		9.8	15.0	1.0	17.0	113		C _L = 50 p
		5.0 ± 0.5		5.2	7.7	1.0	9.0	ns		C _L = 15 p
		5.0 ± 0.5		6.7	9.7	1.0	11.0	113		$C_{L} = 50 \text{ p}$
t _{PLZ}	3-STATE Output	$\textbf{3.3}\pm\textbf{0.3}$		10.7	14.5	1.0	16.5	ns	$R_L = 1 k\Omega$	C _L = 50 p
t _{PHZ}	Disable Time	5.0 ± 0.5		6.7	9.7	1.0	11.0	115		$C_{L} = 50 p$
t _{OSLH}	Output to Output Skew	$\textbf{3.3}\pm\textbf{0.3}$			1.5		1.5	ns	(Note 4)	C _L = 50 p
t _{OSHL}		5.0 ± 0.5			1.0		1.0	113		C _L = 50 pl
CIN	Input Capacitance			4	10		10	pF	V _{CC} = Open	
C _{OUT}	Output Capacitance			6				pF	$V_{CC} = 5.0V$	
C _{PD}	Power Dissipation			29				pF	(Note 5)	
	Capacitance									

Note 4: Parameter guaranteed by design. $t_{OSLH} = |t_{PLH max} - t_{PLH min}|; t_{OSHL} = |t_{PHL max} - t_{PHL min}|$

Note 5: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (opr.) = $C_{PD} * V_{CC} * f_{IN} + I_{CC}/8$ (per Latch). The total C_{PD} when n pcs. of the Latch operates can be calculated by the equation: C_{PD} (total) = 21 + 8n.

AC Operating Requirements

Symbol	Parameter	V _{cc}	T _A = 25°C			$T_A = -40^\circ$	Units	
		(V)	Min	Тур	Max	Min	Max	Units
t _w (H)	Minimum Pulse	$\textbf{3.3}\pm\textbf{0.3}$	5.0			5.0		ns
t _w (L)	Width (LE)	5.0 ± 0.5	5.0			5.0		
t _S	Minimum Setup Time	$\textbf{3.3}\pm\textbf{0.3}$	3.5			3.5		ns
		5.0 ± 0.5	3.5			3.5		
t _H	Minimum Hold Time	$\textbf{3.3}\pm\textbf{0.3}$	1.5			1.5		ns
		5.0 ± 0.5	1.5			1.5		

